Abstract. Most trace-based proof systems for networks of processes are known to be incomplete.
INTRODUCTION
Most formalisms for networks in which the specification of a network can be completely deduced from the specifications for its constituent processes are truce-based. In them, one specifies and reasons about traces (histories) of the values transmitted along the communication channels of the network.
Trace-based proof systems are defined in [CHSl, Ho81, Ho85, MC811, but unfortunately they exhibit incompleteness [BA81, Ng851. Simple trace logics are modified to increase expressiveness in [Jo85, Pr821 and to obtain completeness in [BA81, HH83, NDGO86, ZRE841. The modifications tend to be extensive and cumbersome; the simplicity of the underlying logic is lost. This paper explores incompleteness in simple trace-based proof systems and identifies two + This work was supported by the National Science Foundation under grant DCR-8320274. Schneider is also supported by Offbze of Naval Research contract N00014-86-K-0092.
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The second source is the inability to assert that the sequence of values transmitted along a communication channel is always a prefix of that channel's sequence at some later point. These two properties--the temporal ordering and prefix properties-must be available as reasoning tools in any (relatively) complete proof system.
The need for axiomatizations of these properties is illustrated using two examples, each consisting of a single process. The examples demonstrate that, while compositionality is an important feature of trace-based logics, incompleteness is caused not by network composition but by the inability to express the temporal ordering and prefix properties. We also prove that adding temporal ordering and prefix axioms to a trace logic suffices for achieving relative completeness.
Section 2 describes the class of synchronous process networks used in the remainder of the paper. In Section 3, we define Simple Trace Logic (SK!,), a formalism and proof system for network specification and verification that captures the essence of most trace-based systems. The incompleteness of STL is shown in Section 4. To reason about the proof system it is necessary to introduce a computational model; we do this in Section 5. The model is based on the computation tree, which captures all possible behaviors of a given process or network.
In Section 6, the ideas discussed in Section 4 are formalized, providing axiomatizations of the temporal ordering and prefix properties, along with a proof of their necessity and sufficiency. Finally, in Section 7 we draw conclusions, explain how our results relate to existing proof systems, and discuss future work.
PRocEm NETWORKS
Consider networks of processes that communicate and synchronize solely by message passing. Processes and communication channels are uniquely named. Each channel is either internal or exlerrml with respect to a network. An internal channel connects two processes of the network; an external channel is connected to only one. Channels are unidirectional, and communication along them is synchronousl, so both processes incident to an internal channel must be prepared to communicate before a value is actually transmitted.
External channels permit communication with the environment of the network; input or output on an external channel occurs whenever the incident process is ready. A network made up of processes PI, P2, . . . . P, is denoted by PI 11 P2 II... 11 P,, indicating the parallel execution of the component processes. Fig. 1 illustrates a network of three processes and eight communication channels. cl C c2 denotes that sequence cl is a prefix of sequence ~2. Note that C is reflexive.
Process Specifications
A specification for a process P is a predicate S over the traces of P's incoming and outgoing channels. We say that F's behavior satisfies S, written P sat S, if, at every point during any computation of P, the traces of the values transmitted on channels incident to P satisfy S. For example, suppose process P3 of Fig. 1 repeatedly reads an integer from c8 and writes its successor to ~4. We can formulate this in STL as 13.2.11 P3 sat (lc81-1 Sic41 rlc81) A (Vi: OSi<k41: C4i=C8i+ 1).
Network Specifications and Proof Rules
A specification for a network N = PI 11 P2 11 . . . II P, is also a predicate S over the traces of its (internal and external) channels. N sat S if, given any behavior of N up to any point in time, the traces of values transmitted along N's channels satisfy S.
The axioms of STL consist of all formulas Psat S, where S is a specification satisfied by every possible execution of process P. A specification of a network is to be based solely on specifications for its primitive component processes; how these primitive specifications are obtained-or even how processes are ,programmed-is not important. This puts STL at a level of abstraction that hides all details except those relevant to the question of completeness. 
INCOMMPLETENESS OF SIMPLE TRACE LOGIC
Consider the single-process network of Fig. 2 . As an informal description of process P we are --7@7 S is valid for a process or network PN if' every execution of PN (up to any point in time) yields channel traces that satisfy S. We would like STL to be sound-i.e.
if we use STL to prove N sat S, then indeed S is valid for network N. A rigorous soundness proof requires a computational model [Ap81, CK73, Co78]; which given four facts: (1) P reads at most one value from channel i; (2) P reads at most one value from channel j; (3) P reads a value from i before reading from j; (41 P reads a value from j' before reading from i. A formal specification is We would also like STL to be complete-i.e. if, whenever some specification S is valid for network N. then N sat S is provable using STL. However,
Let the data domain for this network be {a}. The following specification is valid for P and is equivalent to [4.1.1]: from specifications for its component processes If these specif?cations are valid, but too weak, then we may not be able to prove a given valid network specification. Thus, what we really want to know is whether we can prove N sat S when the specifications given for the primitive processes comprising N are as "strong" as possible.
P is always in one of two states: either no values have been read from i and j or one a has been read from each. However, P can reach a state in which (i=(a) Aj=(a)) only if io and j, are transmitted simultaneously.
Since this cannot happen (by assumption [2.0.2]), P can never read a value from i or j. Therefore, a third valid specifi-[4.0.1] Definition: A specification S is precise for a cation for P is process or network PN iff -(1) S is valid for PN, and (2) Any computation that satisfies S is a possible computation of PN.
A precise specification for a process or network, then, exactly characterizes its possible computations. Hence, for completeness, we are merely interested in the provability of N sat S when S is valid and the specifications for the processes in N are precise. We. too, have made an expressiveness assumption in our supposition that precise specifications for the component processes can be written in STL. The reader should convince himself that our language is powerful enough to express precise specifications for a large class of primitive processes.
All three specifications are valid and, in fact, precise. Any computation satisfying Sl, S2, or S3 is a computation of P-no values are ever read on i or j. However, consider an attempt at proving i4.1.31 given precise specification S2 (say) of 14.1.21. Since there is only a single process, the network composition rule is irrelevant, and the only inference we can use is the consequence rule. But S2 * S3 does not hold. Hence (4.1.31 is unprovable, even though it is valid.
We need a way to formalize the reasoning about event ordering used to obtain 14.1.31,. It must assert the following 14.1.41 Temporal Ordering Property: Suppose cl and c2 are channels of a network N, cl, and c2y are transmitted as a result of distinct communication events, and in any computation of N (1) cl, must be transmitted before c2y, and (2) c2,, must be transmitted before cl,.
Then (IclI5x A 1~21 my) holds throughout any computation of N-neither message will be transmitted.
Property I4.1.41 allows S3 to be deduced from S2, making [4.1.3] provable.
Prefuc Property
Consider a network with one process and one communication channel (see Fig. 3 ). Suppose the a-7 Figure 3 . Simplest network of all network has {a, 6) as its data domain.
Let a precise specification for process P be
Since P can send only one value at a time on channel i, i=(b, a) can never be attained-it would be reachable only from i=(b), which is prohibited by S4. Therefore, f4.2.11 can be simplified to By applying the prefix property to S4, we can eliminate the disjunct i =(b, a) and obtain (4.2.21.
Augmenting the Proof System
Consider any STL proof that establishes Nsat S for a network N = P1 11 P2 11 .., 11 P,. As axioms, we are given Pi sat Sl, P2 sat S2, . . . . P, sat S,, where Sl, Sp, . . . . S, are precise. The first rule to be applied in any such proof is necessarily the network composition rule, so we immediately obtain N sat Ai Si. (In Section 5 we show that Ai Si is in fact a precise specification for N.) All remaining steps in the proof must then be applications of the consequence rule. Since any string of consequence rule applications can be collapsed into one, we see that N sat S is provable if and only if Ai Si + S, a formula of predicate logic.
The two examples given, however, demonstrate that such an implication might not hold. By strengthening the antecedent, we can guarantee that the implication will be valid. Thus, we must find a set of axioms such that if' A (say) is the conjunction of the axioms in the set, then (Ai Si A A) + S is valid whenever it should be possible to deduce S from Ai Si. The temporal ordering and prefix properties are the basis for such a set of axioms.
The remainder of the paper is a formalization of the concepts and results presented thus far.
COMPUTATIONALMODEL
Proving soundness and (relative) completeness requires a model of network behavior [Ap81, CK73, Co781. The model is used to formalize the notions of valid and precise specifications. We can then prove that STL is sound, we can show that the conjunction of precise process specifications results in a precise network specification, and, most importantly, we can formalize the temporal ordering and prefix properties, allowing us to prove that they are necessary and sufficient for relative completeness.
Our model is based on the computation tree. Every process or network is represented by one computation tree. The structure of the tree describes all and only potential execution sequences of the process or network; vertices, called tracesets, are sets of communication channel traces, and edges represent a single step of execution. In all computation trees 150.11 i5.0.21
The root of the tree is the trace-set in which all channel traces are empty, corresponding to the initial state of a computation.
The children of a trace-set 2% within the computation tree are exactly those tracesets that extend one channel trace of TS by one element, where the extension corresponds to a communication event that might actually be performed.
Internal computations of a process are irrelevant when reasoning about network behavior, except as they affect the values sent and received. Thus the tree does not include such changes of process state. Since our system allows for reasoning about both finite and infinite computations, trees can be of finite or infinite depth. The domain of communicable values corresponds to the breadth of a tree; it too can be finite or infinite.
(There is some similarity here to the CCS synchronization tree [MiSOl.)
We first describe computation trees for primitive processes and then show how a computation tree for a network is built from trees for its component processes.
Computation Trees for Processes
The behavior of a process P is modeled as a computation tree. As an example, consider the network of 
Computation Trees for Networks
The computation tree for a network is defined in terms of the computation trees for the network's constituent processes.3 First, we define compatibility of trace-sets-the criteria for determining when a group of trace-sets from process computation trees can coexist and hence can be combined into a single trace-set of a network . . . TS, be tracesets, one each from the computation trees for processes PI, P2, . . . . P, of a network. This group of trace-sets is compatible ifY for all channels c such that a trace of c appears in both TSi and TSj, the trace of c in TSi is identical to the trace of c in TSj. Thus, trace-sets are compatible when the exact same transmissions have occurred on any channels they have in commonWhen an appropriate set of compatible trace-sets is identified (the identification procedure is described shortly), they are merged into a single trace-set of the network tree being constructed.
Merging compatible trace-sets simply consists of forming their union.
Let TI, T2, . . . . T, be the computation trees for processes P1, Pz, . . . . P, respectively, and let N = PI 11 P2 11 .., 11 P,. The tree T for network N is defined by the following construction: (1) the trace-sets in G are compatible, and (2) merging the trace-sets in G results in a new trace-set that extends exactly one trace of Ts root by exactly one element; for each usable G:
add a child to the root of T, letting this trace-set be the root of the tree defined by Combine(set of subtrees whose roots are the trace-sets in G).
In each invocation of Combine, one set of process tree trace-sets is merged into a single network tree trace-set, followed by the identification of all possible trace-sets the network can achieve in some "next step".
The recursive definition then results in the complete network tree, even if some or all of the process trees are infinite (the resulting network tree need not also be infinite). Fig. 7 shows the initial part of the network tree for MERGE 11 BUFFER, obtained by combining the process trees pictured in Figs. 5 and 6.
Valid and Precise Specifications
We are now ready to define the relationship between STL and the computation-tree model. Define a path in a computation tree to be any connected sequence of trace-sets beginning with the root and descending through the tree until a trace-set with no children is reached.
(If no terminal trace-set is reached then the path is an infinite sequence.) A path corresponds to a computation of the process or network being modeled by the computation tree. For any process or network PN, define Comps(PN1, the set of possible computations, to be the set of all paths in the computation tree for PN.
Denote any sequence of trace-sets by u = k-m, 01, 02, --* ). A specification S is valid for a process or network PN if f5.3.41 Definition: (I is well-brmed iff'~ (1) All channel traces in the initial trace-set ofo are empty, and (2) Each trace-set in u, except the first, extends exactly one trace of the preceding set by exactly one element.
We can now formalize Definition $4.0.11 of a precise specification. l5.3.51 Definition: A specification S is precise for a process or network PN iff (1) S is valid for PN, and (2) Any well-formed sequence of tracesets 0 satisfying Cl S is in Comps(PM.
(In part (2) of f5.3.51 we tacitly assume that the trace-sets of u do not include extraneous channel traces-i.e. that all traces in u are histories of channels actually appearing in PN.) It turns out that the composition of precise process specifications results in a network specification that is also precise.
Theorem (preciseness preservation): Let
Si be a precise specification for Pi, 1 <is n, and let N = PI II P2 II .-. II P,. Then AiSi is a precise specification for N.
Proof: See appendix.
THE TEMPORAL ORDERING AND PREFIX Axroms
Consider a network N = P1 11 P2 II . . . II P,. Given precise specifications Sr, S2, . . . . S, for the component processes, N sat S is provable if and only if AiSi + S. We now know, by precisenesspreservation theorem 153.61, that Ai Si is a precise specification for N. Therefore, STL would be relatively complete if SI + S2 whenever SI is a precise specification for a network N and $2 is a valid specification for N. The examples of Section 4 showed that the implication does not always hold and suggested that we define a set of axioms whose conjunction A guarantees that (SI A A) + S2. We will prove that axiomatizations of the temporal ordering and prefix properties (from Section 4) are necessary and sufficient for such an A.
There is a fundamental difference between any axiomatization of temporal ordering and specifications SI and S2, because event ordering is always with respect to an entire computation-a sequence of trace-sets-while Sl and S2 are with respect to individual trace-sets. We employ Cl to convert a specification to being on entire computations and introduce 16.0.11 Revised Consequence Rule: N sat Sl, QSl AA *OS2 N sat S2 6.1. The Temporal Ordering Axiom Our first axiom characterizes temporal ordering property (4.1.41. If some communication cl, happens before some c2,, then lc2t cannot exceed y until ICI I exceeds x. This can be expressed as 0 (I~21 >y 3 IcIl >x). Note that this assertion captures temporal precedence for any channels cl and c2 and any indices x and y, even if x=y or cl and 19 are the same channel.
We are only interested in temporal ordering of distinct events, so the case in which cl, and ~2, are produced by the same event (i.e. x=y and cl and c2 are the same channel) is excluded. Now, if Cl (Icl I >x * lc21 >y) as well, then neither cl, nor ~2, can ever happen, equivalently: 0 (Icl I Ix A 1~21 ry). The formalization differs slightly from the preceding discussion, however. All >'s are changed to 1's in the antecedent of the rule and all 5's are changed to <'s in the consequent. Doing so allows channel traces of length 0 in the antecedent, thereby asserting that an empty channel trace temporally precedes all communication events on that channel. Hence we state the temporal ordering axiom as
If cl and c2 are channels, x> 1 and ~20 are indices, and either x#y or cl and c2 are distinct, then 0 (ICI I 2x = lc212y) * 0(Ic1l<x/\lc21<y).
We require x-)1, rather than x10, because allowing 3c=y= 0 results in a pathological situation in which the antecedent is trivially true (since trace lengths are always at least 0), but the consequent is trivially false (since lengths cannot be less than 0).
We must prove that the axiom is sound.
16.1.21 Theorem (soundness ofORDERING): (I I= ORDERING for any well-formed sequence of trace-sets 0.
Prook See appendix.
The Prefix Axiom
An additional bit of notation is necessary in order to formulate an axiom for prefix property 142.31. For any irO and trace-set sequence a, let oc ("the next value of c") be defined with respect to trace-set oi as the trace of channel c in trace-set oi+ 1.6 If u is finite, in the last trace-set let oc =c (since there is no next trace-set).
In effect, we convert finite sequences to infinite ones by repeating the final trace-set.
Thus, for any sequence u, every channel c appearing in u has a corresponding and well-defined value oc in each trace-set of the sequence. Intuitively, the value of oc at any given time is the value that channel trace c will have after the next computation step.
We now state the prefix axiom.
[6.2.1] PREFIX: Ifc is any channel, then: Cl (c G oc).
The axiom asserts that the value of a channel trace cat any point in time is a prefix of c's trace at any later time. The axiom is thus equivalent to the prefix property as stated in Section 4.2.
[6.2.21 Theorem (soundness of PR EFZX): u I= PREFZX for any well-formed sequence of trace-sets u.
Proof: Let u be any well-formed sequence of tracesets. u I= PREFZX follows directly from the definition of well-formedness:
Since oi+ 1 extends exactly one trace of oi by exactly one element (for all Osi< lul-11, every channel trace c in oi is a prefix of the corresponding trace in oi+ 1. If i=lul-1, then by definition C=OC. Therefore PREFIX is a sound axiomatization of the prefix property. El
Necessity and Sufficiency of the Axioms
By letting A = ORDERING A PREFIX, 'we can prove that if Sl is a precise specification for network N and S2 is a valid specification for N, then OS2 A A * ClS2. In addition, we will argue that ORDERZNG and PREFIX are necessary axioms for this-if either axiom is removed from A then we can find a network N with precise and valid specifications Sl and S2 (respectively) such that OS1 and A do not imply Cl S2. We begin with a key lemma.
Lemma (well-formedness):
Let u be any sequence of trace-sets. Define Compress(u) to be the sequence obtained from u by eliminating each trace-set that duplicates its immediate. predecessor in the sequence. Compress(u) is wellformed if and only if u I= ORDERZNG A PREFIX.
With this lemma in hand, we can easily prove that our two axioms are sufficient for relative completeness.
[6.3.2] Theorem (sufficiency of the axioms): If S2 is a precise specification for network N and S2 a valid specification for N, then 0 Sl A ORDERING A PREFIX =? DS2.
Proof: We show that any sequence of trace-sets u satisfying CISE, ORDERING, and PREFIX, also satisfies q lS2. Since u i= ORDERING A PREFIX, by Lemma L6.3.11 we know that Compress(u) is well-formed.
Furthermore, Compress(u) I= 0 Sl since u I= 0 Sl. (Note that for any trace-set u and specification S, a I= 0 S iff Compress(u) t OS.) Now recall from the formal definition of preciseness (C5.3.51) that any wellformed sequence satisfying a precise specification is a path in the computation tree for the corresponding process or network. Thus, since S1 is precise, Compress(u) t COMPStN).
By the validity of S2, every sequence in COMPS(N1 satisfies OS2. Hence Compress(u) I= 0 S2 and consequently u I= 0 S2. El Thus with ORDERING and PREFIX, we ensure that any valid network specification follows from a precise specification for the network.
(In fact, by preciseness-preservation theorem 15.3.61, only precise specifications for the component processes are needed.) Both axioms are necessary for the implication to always hold, as well as sufficient, as is shown in our final theorem: c6.3.31 Theorem (necessity of the arioms): There exist networks NI, N2, and N3, with precise specifications Slp, S2p, S3p (respectively) and valid specifications Sl v, S2v, S3v (respectively), such that: 
CONCLUSIONS, COMPARISONS, ANDFUTURE WORK
STL is a simple trace-based proof system for networks of processes, with specification language and inference rules similar to those in most existing trace logics [Br&4, CH81, HH83, Ho81, HO&~, JO&~, MC&l, Mi80, NDGO&G,ZRE&4]. Like other simple trace logics [CH81, Ho&l, HO&~, MC&l], STL is incomplete, and we have proved that axiomatizations of the temporal ordering and prefix properties are necessary to achieve relative completeness.
Since these two axioms are essential components of a relatively complete proof system, it is interesting to look at existing complete systems and identify how the axioms are represented.
Several proof systems involve explicit reasoning about every possible interleaving of communication events IBr84, HH83, Mi&O]; within the system all possible computations must actually be listed. It is clear that such a logic will be complete, since an exhaustive list of potential computations is an exact characterization of process or network behavior, including (implicitly) the constraints of the temporal ordering and prefix properties. Naturally, the difficulty is the exponential number of possible computations.
Verifying the specification of any but very simple networks could be a formidable task with such a formalism.
The proof system in [ZRE&41 is designed both for the specification of sequential processes and for the verification of their behavior when connected into a network. Thus, Hoare-style triples and inference rules are given (in the style of [AFR&O, LG&l]), as well as a means for reasoning about specifications over channel traces.
The logic includes a statement of the prefix property, written essentially as { Tr = c } Pgm { Tr C_ c }, where Pgm is any program segment.
(The interpretation is: If execution of Pgm begun in any state in which channel trace c has value Tr terminates, then upon termination Tr is a prefix of c.) Reasoning about the temporal ordering property, however, is achieved only by enumerating all possible interleavings of the communication events of interest. Again, this can result in an exponential number of cases to consider.
In [ZRE&4], the authors also discuss the incompleteness of [MC&l] and suggest a rule that would render it relatively complete. (A similar rule is proposed in lNg851.1 Informally, the rule asserts the following:
Let S be a valid specification for network N and t be an interleaved trace of all communication events during any computation of N. Then every prefix of t satisfies S. This rule certainly captures the prefix property, and the temporal ordering property is encoded as well. To see this, suppose specification S constrains two communication events cl, and cZu (say) to occur simultaneously.
Any trace I including only one of cl, and cZY will not satisfy S, and thus cannot be a computation of N. Suppose, then, that both events are included in t. Consider any prefix p oft that contains one event but not the other. (Such a prefix must exist.) Then p will not satisfy S, since only one of cl, and ~2, appears in p. Hence no computation of N can include either event.
In [Jo&S] , the fact (and problem) that valid specifications do not always follow from precise specifications is identified, but no actual solution is proposed. The author suggests adding a proof rule of the form N sat Sl N sat S2 ' which can be used whenever S1 and S2 are such that any network satisfying SI will also satisfy S2. With a rule of inference like this, the issues of behavioral properties such as temporal ordering can essentially be ignored, but consequently there is no formal method for deciding when a pair of specifications is a candidate for an application of the above rule.
The proof system of INDG0861 is based on temporal logic, so it is straightforward to formulate ordering constraints between network events in the logic. In addition, a number of axioms for behaviors are defined, including assertions that all traces are initially empty, that only one communication event can occur in a single timestep, that the prefix property holds, etc. These axioms for behaviors are also stated in temporal logic.
Our ORDERlNG and PREFIX axioms could be formulated in temporal logic, since the operators Cl and o are subsumed by the corresponding operators of temporal logic. However, we have actually drawn upon only a relatively small subset of temporal logic. In particular, we use OC, but do not need the formula version of O; we use OS, but only in the special case when S is nontemporal. Although temporal logic is a convenient language in which to perform the types of reasoning needed for our axioms, temporal logic may be far more powerful than is necessary. Our contribution here is to identify the subset of temporal logic needed to achieve relative completeness. The next step in our work is to extend the language of STL to enable our two axioms to be expressed. Our goal is to create as simple a trace logic as possible, but one that is still relatively complete. Since we have shown that ORDERING and PREFIX are necessary and suficient property axiomatizations, they will be our guide in devising such a proof system. [5.3.3] Theorem (soundness of STL): Let N be a network and S a specification such that N sat S is provable using STL. Then S is valid for N.
Appendix
Proof: Since we're assuming validity of process specifications, proving this theorem consists of showing that whenever the antecedent of an STL inference is valid, so is the consequent. If we construct oj' by removing from oj all traces of channels that are not incident to process Pi then-by the method of constructing network trees from component process trees-we obtain a trace-set that must appear in some u t Comps(PJ. Therefore, cj' t= Si, because Si is valid, and oj I= Si as well, since the traces that were removed from oj cannot appear in Si. Since cj is an arbitrary traceset of an arbitrary sequence in CompsW, we know (VU: u E Comp&V): u I= Cl Si). The conjunct Si was also chosen arbitrarily, so we can conclude that (VU: u Proofi We must show that Ai Si satisfies both parts of Definition E5.3.51.
(1) (AiS, is valid for N.) Since the Si are precise specifications for their respective Pi, they are valid. We must then show that Ai Si is valid for N.
This was proven in part (1) of Theorem 15.3.31 (the soundness theorem).
(2) (If u is any well-formed sequence of trace-sets such that u .b Cl Ai Si, then u c CompsUVI.) For any process P, define Project(o, P) to be the sequence of trace-sets 0' that results from restricting the trace-sets in u to those channels that are incident to P and then eliminating each trace-set that duplicates its immediate predecessor in the sequence. Using Project(u, P) we can take a path representing a computation of a network and extract the trace-set sequence that shows how a single process behaves during this computation. Now, let u be any well-formed sequence of tracesets such that u I= 0 Ai Si. We must show that u c Comp&V). Let of= Projectb, PI), 02 = Projectto, Pz), etc. By definition, oi I= •I Si, 1 s is n. Thus, by the preciseness of each of the Si, oi c Comps(Pi). Lastly, we use the algorithm for network tree construction to conclude that u t CompsUVI. IZI If u is any well-formed sequence of trace-sets, then u I= ORDERING.
Proof: Let u be an arbitrary well-formed sequence of trace-sets.
We must show that if u I= q (Ic2l2r = lc212y) then u f= Cl (icl I <x A 1~21 <y).
Assume that Cl (Icll2:x = 1~212~) holds for u, and suppose, for the sake of a contradiction, that Cl (Icll <r A 1~21 <y) does not. Thus, there is a trace-set of u in which (IdI 2x V 1~212~ [A.31 (Some channel trace increases in length by more than 1.) Suppose Icl=x ino,-and Icl=r+y in on, for some c, x, and ~22.
Recall that (00 . . ~~-1) is well-formed (by hypothesis), so we know (00 . . on-l) I= q l(Iclsn), since Icl%r in 0,-l. 
